Jason 3d2ffc3f2c chore(repo): cosim_dir replay revival + ruff lint cleanup ...

cosim_dir revival:
- gen_realdata_hex.py: also emit decimated_range_{i,q}.npy (48x512)
  and doppler_map_{i,q}.npy (512x48) at production dimensions; the
  same Python pipeline that produces the RTL .hex stimuli now writes
  the .npy intermediates v7.replay COSIM_DIR loads. Replaces the
  workflow lost when golden_reference.py was deleted in e8b495c
- test_v7.py: update test_get_frame_cosim shape from pre-PR-O.6
  (64,32) to (NUM_RANGE_BINS, NUM_DOPPLER_BINS)
- check in 4 .npy reference files (~400 KB, deterministic SCENE_SEED=42)

Ruff lint cleanup (was 66 errors; now 0):
- pyproject.toml: ignore T20 in tb/cosim/**.py (CLI tools)
- compare_independent.py: drop redundant int() casts (RUF046),
  swap try/except scipy import for importlib.util.find_spec,
  remove dead duplicate np import, ASCII-ize comment unicode,
  wrap E501 format strings
- fpga_reference.py: drop unused fs arg from nco_reference,
  collapse if/else to ternary, mark _out_im unused
- v7/processing.py: ASCII-ize x in docstring, collapse if-branches
- {dashboard,software_fpga,workers,radar_protocol}.py: wrap E501
- test_v7.py: ASCII-ize comment unicode, _alias renames where unused

Result: test_v7 100/100 (0 skips on radar_venv, was 9 graceful
skips); 5 cosim_dir orphan tests now active and passing.

2026-05-02 15:45:56 +05:45

..

constraints

fix(fpga): C-4 — replace IDDR DDR demux with negedge IFF for AD9484 SDR

2026-05-01 23:12:55 +05:45

formal

chirp-v2 PR-D: chirp_scheduler replaces radar_mode_controller; MF/MTI wave_sel-native

2026-04-30 20:52:32 +05:45

ip/xfft_2048_ip

fix(fpga): PR-O.8 — cfg_tdata 24->16 for Pipelined Streaming I/O

2026-05-02 10:08:00 +05:45

scripts

test(fpga): xsim runner for tb_matched_filter_processing_chain

2026-05-02 11:16:17 +05:45

tb

chore(repo): cosim_dir replay revival + ruff lint cleanup

2026-05-02 15:45:56 +05:45

.gitignore

…

ad9484_interface_400m.v

fix(fpga): C-4 — replace IDDR DDR demux with negedge IFF for AD9484 SDR

2026-05-01 23:12:55 +05:45

adc_clk_mmcm_integration.md

…

adc_clk_mmcm.v

…

cdc_async_fifo.v

AUDIT-C11: replace Gray-CDC at CIC→FIR with home-grown async FIFO

2026-04-30 10:47:31 +05:45

cdc_modules.v

…

cfar_ca.v

docs(cfar): PR-M.4 — note Doppler-window dependency on CFAR alpha

2026-05-01 18:53:24 +05:45

chirp_reference_rom.v

chirp-v2 PR-C: chirp_reference_rom replaces chirp_memory_loader_param

2026-04-30 19:37:43 +05:45

chirp_scheduler.v

chirp-v2 PR-E: plfm_chirp_controller_v2 + scheduler-driven TX via async-FIFO

2026-04-30 21:51:46 +05:45

cic_decimator_4x_enhanced.v

…

dac_interface_single.v

…

ddc_400m.v

AUDIT-C11: replace Gray-CDC at CIC→FIR with home-grown async FIFO

2026-04-30 10:47:31 +05:45

ddc_input_interface.v

…

doppler_processor.v

fix(fpga): PR-Q.1 — stagger MEDIUM PRI 175→161 µs for 3-PRI Doppler CRT (C-5)

2026-05-02 13:37:06 +05:45

edge_detector.v

…

fft_engine_axi_bridge.v

fix(fpga): PR-O.8 — cfg_tdata 24->16 for Pipelined Streaming I/O

2026-05-02 10:08:00 +05:45

fft_engine.v

fix(fpga): PR-O — xFFT scaled mode + 32-bit MF chain widening

2026-05-02 08:33:06 +05:45

fft_twiddle_16.mem

…

fft_twiddle_1024.mem

…

fft_twiddle_2048.mem

…

fir_lowpass.v

AUDIT-S17: document fir_lowpass +4.96 dB DC gain and CIC-droop comp

2026-04-30 10:08:34 +05:45

fpga_self_test.v

AUDIT-S19/S20/S21: replace fpga_self_test tautologies with real arithmetic

2026-04-29 23:27:15 +05:45

frequency_matched_filter.v

fix(fpga): PR-O — xFFT scaled mode + 32-bit MF chain widening

2026-05-02 08:33:06 +05:45

matched_filter_multi_segment.v

fix(rx): PR-J.2 — pre-collect chirp + slide segments (LONG hang)

2026-05-01 15:07:19 +05:45

matched_filter_processing_chain.v

fix(fpga): PR-O — xFFT scaled mode + 32-bit MF chain widening

2026-05-02 08:33:06 +05:45

mti_canceller.v

chirp-v2 PR-D: chirp_scheduler replaces radar_mode_controller; MF/MTI wave_sel-native

2026-04-30 20:52:32 +05:45

nco_400m_enhanced.v

…

plfm_chirp_controller_v2.v

chirp-v2 PR-E: plfm_chirp_controller_v2 + scheduler-driven TX via async-FIFO

2026-04-30 21:51:46 +05:45

radar_params.vh

fix(fpga): PR-Q.1 — stagger MEDIUM PRI 175→161 µs for 3-PRI Doppler CRT (C-5)

2026-05-02 13:37:06 +05:45

radar_receiver_final.v

chirp-v2 PR-G: header/body consistency + runtime MEDIUM ladder

2026-05-01 11:10:06 +05:45

radar_system_top_50t.v

chirp-v2 PR-F follow-up 2: TB widenings + 50T include + comment

2026-05-01 04:35:08 +05:45

radar_system_top_te0712_dev.v

…

radar_system_top_te0713_dev.v

…

radar_system_top_te0713_umft601x_dev.v

fpga: split gpio_dig5/dig7 by fault class (AUDIT-S10)

2026-04-29 20:06:52 +05:45

radar_system_top.v

fix(fpga): PR-Q.1 — stagger MEDIUM PRI 175→161 µs for 3-PRI Doppler CRT (C-5)

2026-05-02 13:37:06 +05:45

radar_transmitter.v

chirp-v2 PR-E: plfm_chirp_controller_v2 + scheduler-driven TX via async-FIFO

2026-04-30 21:51:46 +05:45

range_bin_decimator.v

AUDIT-S12: parameterize output_bin_count zero-literals in range_bin_decimator

2026-04-30 09:04:01 +05:45

run_regression.sh

ci(fpga): PR-M.3 — wire T-6 drift cosim into regression + CI deps

2026-05-01 18:53:09 +05:45

rx_gain_control.v

…

rx_long_seg0_i.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

rx_long_seg0_q.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

rx_long_seg1_i.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

rx_long_seg1_q.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

rx_medium_i.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

rx_medium_q.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

rx_short_i.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

rx_short_q.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

tx_long_lut.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

tx_medium_lut.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

tx_short_lut.mem

chirp-v2 PR-B: 3-waveform mem generator + 11 new .mem files

2026-04-30 17:46:08 +05:45

usb_data_interface_ft2232h.v

chirp-v2 PR-G: header/body consistency + runtime MEDIUM ladder

2026-05-01 11:10:06 +05:45

usb_data_interface.v

AUDIT-C16: parameterize NUM_CELLS + sample_counter width for 200T

2026-04-29 23:01:41 +05:45

xfft_16.v

…

xfft_2048.v

fix(fpga): PR-O.8.1 — drop stale BFP-era ports, fix xsim include path

2026-05-02 10:20:10 +05:45